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Abstract— Multiple-valued Logic (MVL) circuits are one of the 
most attractive applications of the Monostable-to-Multistable 
transition Logic (MML), and they are on the basis of advanced 
circuits for communications. However, a proper design is not 
inherent to the usual MML circuit topologies. This paper 
analyses the case of an MML ternary inverter, and determines 
the relations that circuit representative parameters must verify 
to obtain a correct behaviour. 
I. INTRODUCTION 
Resonant tunnelling devices are today considered the most mature 
type of quantum-effect devices, already operating at room temperature, 
and being promising candidates for future nanoscale integration. 
Resonant tunnelling diodes (RTDs) use to be implemented in III-V 
materials, and they exhibit a negative differential resistance (NDR) region 
in their current-voltage characteristics which can be exploited to 
significantly increase the functionality implemented by a single gate in 
comparison to MOS and bipolar technologies [1].  
 
Figure 1a shows the I-V characteristic of an RTD enhancing key 
parameters for circuit design: peak current and voltage, Ip and Vp, and 
valley current and voltage, Iv and Vv. Three regions are defined according 
to Fig. 1a: two regions of positive (I and III) and one of negative (II) 
differential resistance. Circuit applications of RTDs are mainly based on 
the MOnostable-BIstable Logic Element (MOBILE) [2-4]. The basic 
MOBILE is a rising edge triggered current controlled gate which consists 
of two RTDs (the load and driver RTDs) connected in series and driven 
by a switching bias voltage (Vbias). When connected in series, RTDs 
provide multiple-peak structures in their I-V characteristics, which make 
it attractive for multiple-valued logic (MVL). MVL circuit applications 
are based on the Monostable-to-Multistable transition Logic (MML) [5], 
an extension of the binary MOBILE. Logic operation is based on the 
sequential switching of the RTDs connected in series, which is produced 
when the bias voltage rises to an appropriate value. Logic functionality is 
achieved by embedding an input stage (compound-semiconductor 
transistors, HEMT or HBT) which modifies, according the applied input 
signal, the peak current of some of the RTDs. MML circuits have been 
mainly applied in communication systems, where their high-speed 
performance is expected to be of the most importance for future 
commercial applications [6], [7]. 
In this paper DC operation of a key MML circuit, the ternary-valued 
inverter has been studied. Our analysis shows that a correct DC operation 
is not an inherent property to the circuit topology, being its careful design 
a main concern. To analytically study the problem we have resorted to 
piecewise linear descriptions for the RTD driving point characteristics, 
which allows obtaining relations between RTD and transistor parameters 
that ensure a correct behaviour of the structure. The paper is organized as 
follows: Section II deals with the operation principle of RTD-based 
ternary inverters. The importance of a correct sizing of the parameters of 
the structure as well as the relationships between them to ensure a proper 
behaviour are analyzed in Section III and Section IV respectively. 
Simulation results are shown in Section V. Finally, some conclusions are 
given. 
 
II. OPERATION PRINCIPLE 
The piecewise linear model we have used for the RTDs has been 
derived from real RTDs fabricated in the LOCOM [8] fabrication 
process. Fig. 1a shows the piecewise linear model we are using. 
Peak and valley currents as well as peak and valley voltages have 
been selected from the LOCOM RTDs. For this RTD, Vp is 0.21V, 
the peak current density 21 KA/cm2, and the peak current ratio is 
about 6.25 at room temperature. The transistor is a depletion HFET 
with threshold voltage -0.2V. 
 
Thus, current through the RTD is given by 
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Figure 1. (a) I-V characteristic for a LOCOM RTD (blue) and its linear 
approach (red) and (b) typical structure of a MML ternary inverter. 
 where V is the voltage applied to the RTD and f the area factor1. 
 
Figure 1b depicts a typical structure of a ternary inverter based on 
MML. Two negative differential resistance (NDR) devices can be 
identified: the driver and the load NDRs. The driver consists of a HFET 
(TT) and two series RTDs (RTDY and RTDZ). The HFET provides the 
logic functionality as its input modulates the drain to source current of 
the transistor, and consequently the total current through the driver. For 
this structure, three feasible values of the Vin are considered, the high 
( HinV ), medium ( MinV ) and low (
L
inV ) voltages, associated with the 
logical 2, 1 and 0 respectively. The load is made up of the series 
connection of RTDA and RTDB. 
 
A correct evaluation of the input is determined by the relation 
between the peak currents of the driver and the load. If the input is at a 
high level, Hin inV V= , (ternary logic level “2”), the output must be at 
logic level “0”. When logic level “1” (Vin= MinV ) the output must also be 
“1”. Finally, for the lowest level of the input ( LinV ), the output has to 
reach its highest value (level “2”). RTDs are supposed to have equal 
current densities so that peak currents are proportional to RTD areas. A 
proper operation is achieved if, additionally, the output node maintains its 
value for Vbias high even if the input changes. Thus, the multistability 
property is guaranteed. 
 
A first approach to the operation of the structure is given by the 
analysis of the switching sequence of the RTDs: the first to switch is that 
with the smallest area factor. This approach is not efficient since it is 
difficult to add the effect of the transistor. This problem can be efficiently 
approached by considering that both NDRs (the load, NDRL, and the 
driver, NDRD) are composed of two RTDs each one, and thus, they 
present a driving point characteristic with two peaks and two valleys. 
Based on simple geometrical considerations it is possible to analytically 
obtain the joint I-V characteristic for two series-connected RTDs. Two 
generic piecewise linear series-connected RTDs, RTD1 and RTD2, with 
area factors f1 and f2 respectively (f1> f2) are considered. The new joint I-V 
characteristic has two peak and two valley voltages (and currents) 
dependent on the values of f1 and f2. The first peak and the first valley are 
due to the RTD which area factor is smaller, whereas the second peak 
and valley are caused by the other RTD [9]. 
The joint I-V characteristic obtained is shown in Fig. 2a. It is 
easy to prove that for this representation, the second valley voltage 
is always below the second peak voltage. In order to handle well-
defined functions, we have made 1 22
,
v
f fV = 1 22
,
p
f fV  (thus the second 
valley current has been changed as the red dotted line in Fig. 2a 
indicates), so that the resulting characteristic is depicted in Fig. 2b.   
 
III. CORRECT SIZING OF THE STRUCTURE 
DC operation of the ternary inverter is obtained by applying the 
Kirchoff Laws to the circuit in Fig. 1b, i.e., current through NDRL 
must be equal to current through NDRD. Thus, 
     
                                                
1 In this work all RTDs are supposed to have equal current densities, thus, 
peak and valley currents are proportional to f. An area factor of 1 
corresponds to a RTD of area 10µm2. 
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where g[v] and IDS[VGS ,VDS] represent the mathematical description 
of the driving point characteristic of two series connected linear 
RTDs (gD[v] for the driver and gL[v] for the load) and the transistor, 
respectively. 
Two problems related to a correct sizing of the structure can be 
pointed out. The first one is the evaluation problem, which occurs when 
the modulation of the effective peak current through transistor TT is not 
enough for the output to invert the input Vin, for Vbias high. The second 
problem is the multistability lack, which occurs when a variation of 
the input forces a change of the output logic level. Next, both 
problems will be analyzed. 
A.  The evaluation problem 
Due to the existence of two peaks in the I-V characteristic of both 
NDRD and NDRL, the operation of the ternary inverter shows two 
“transitions”. The relation between the peak currents of the driver and the 
load during the evaluation phase will determine the final value of the output 
voltage. Once we know which RTD has the stronger influence in each peak 
and valley of the joint I-V characteristic, it is possible to make several 
suppositions about the order in which RTDs commute depending on the 
value of the input (usually RTD areas fulfil the relation AA>AB>AY>AZ  [5]). 
 
When Vin=
L
inV  the following relationship between the peak 
currents 1
,Z Y
p
f fI < 2
,Z Y
p
f fI < 1
,B A
p
f fI < 2
,B A
p
f fI  is verified. According to 
Section 3, both transitions are due to the RTDs belonging to NDRD. In 
a similar way, when Vin=
H
inV , the peak currents verify 
1
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p
f fI < 2
,B A
p
f fI < 1
,Z Y
p
f fI < 2
,Z Y
p
f fI , that is, the first and the second 
transition are due to the RTDs of  NDRL (RTDB and RTDA). Finally, 
for Vin=
M
inV  two possibilities have been found to reach a ‘medium’ 
logical level of the output: if 1
,Z Y
p
f fI < 1
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p
f fI < 2
,Z Y
p
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p
f fI , 
RTDZ commutes before RTDB, whereas if 
1
,B A
p
f fI < 1
,Z Y
p
f fI < 2
,B A
p
f fI < 2
,Z Y
p
f fI , RTDB does it firstly.  
A very useful way of understanding how Vout evaluates when Vbias 
increases its value from 0 to HbiasV for a fixed input value is a DC plot of 
the solutions to (2). Figures 3a and 3b depicts this plot in the Vbias-Vout 
plane for Vin= LinV  and Vin=
H
inV respectively, where the red dashed line 
represents the real operation of the ternary inverter. Marks “1” and “2” 
point out the transitions due to switching RTDZ and RTDY respectively 
and “F” the final value of Vout when Vbias= HbiasV .  
 
(a)                                                   (b) 
Figure 2. (a) Real I-V characteristic of two series connected RTDs and (b) 
joint I-V representation after changing the position of the second peak 
voltage. 
 B. The multistability dissapearance problem 
This problem comes from the disappearance of one (or more) of the 
stable states in the DC solution representation when Vbias= HbiasV . Let us 
consider the disappearance of the highest output level when the input 
voltage increases its value to Vin= HinV . This malfunction appears when 
NDRL is biased about its first peak voltage (RTDB is in its peak and 
commutes, forcing a change in the output node), thus, Vout is 
approximately 1
,B AH
bias p
f fV V− . Figure 3c depicts the load curve for a 
properly-sized MML inverter, in which the five solutions found have 
been marked in red. Let us consider the case in which the input is fixed at 
its low value. A malfunction is found around 1
,Z Y
out p
f fV V≅  when 
Vin= LinV , which happens when RTDZ reaches its peak voltage, increasing 
the value of the output node. In order to find solutions to Eq. (2) around 
1
,Y Z
out p
f fV V≅  it is mandatory that the first peak current of NDRD is 
above the current of NDRL when it is biased with a voltage equal to 
1
,Y ZH
bias p
f fV V− (see Fig. 3d). 
 
IV. CRITICAL DEPENDENCIES 
Once the mechanisms to analyze both malfunctions have been 
studied, the relationships between circuit parameters to guarantee a 
correct DC operation will be obtained. 
A. Evaluation constraints 
Let us begin with the evaluation for Vin= LinV . In this situation, the 
first transition is due to RTDZ, thus we must ensure that the first peak 
current of the driver is less than the first peak current of the load. In this 
way, the RTD with smallest area of the driver (RTDZ) always commutes 
before the smallest RTD of the load (RTDB). The critical situation in 
which both the first peak current of NDRD and NDRL are equal is shown 
in Figures 4a. Thus, the first relation between parameters comes from: 
     1
, ( , )Z Y
L
p in pZ BDS p f ff I FF I V V f I  + ⋅ <                 (3) 
According to the previous Section, RTDY is the second RTD to 
commute, so that second peak current of the driver must be less than the 
first peak current of the load (which is originated by the smallest RTD of 
the load, that is, RTDB). The limit case in which the first peak current of 
NDRL coincides with the second peak current of NDRD is depicted in 
Fig. 4b. According to this, a new expression for a minimum value of FF 
is derived, 
           2
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When Vin= MinV , the sequence of commutation of RTDZ and RTDB is 
determined by the relationship between the smallest peak currents of the 
driver and the load. When RTDZ is the first to commute, two constraints 
can be derived concerning to the first and the second transition 
respectively,  
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On the other hand, when RTDB commutes firstly, 
  
                 1
, ( , )Z Y
M
p in pZ BDS p f ff I FF I V V f I  > + ⋅                     (7)  
                  1
, ( , )Z Y
M
p in pZ DS p Af ff I FF I V V f I  < + ⋅                    (8)
            
For the highest value of the input voltage, Vin= HinV , the first 
transition happens when RTDB commutes, thus, 
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Figure 3. (a)-(b) Vbias-Vout plots pointing out the first (“1”) and the second 
(“2”) transition and the final value of Vout  (“F”) when Vin=
L
inV , Vin =
H
inV , 
respectively. Load curves marking the solutions to Eq. (2) in red, for (c) 
Vin =
H
inV  and (d), Vin =
L
inV . 
  
(a)                                                               (b) 
      
(c)                                                               (d) 
Figure 4. Critical situations for the evaluation problem when Vin =
L
inV  for (a) 
first and (c) second transition.  Vin-Vout plots pointing out the critical (in red) 
solutions to Eq. (2) when (c) Vin =
H
inV , (d) Vin =
L
inV . 
       Finally, to ensure that the next RTD to commute is RTDA, the 
second peak current of the load has to be less than the first peak 
current of the driver, 
 
1, ( , )Z Y
H
p in pZ DS p Af ff I FF I V V f I  + ⋅ >                (10)                                                  
B. Multistability constraints 
Two new restrictions to the feasible set of values of the circuit 
parameters can be derived through the analysis performed in Section III. 
Figure 4c depicts a Vin-Vout plot for Vin increasing from LinV  to 
H
inV , 
where the intersections with the left ordinate axis correspond to feasible 
solutions to Eq. (2) for the high value of the input. Upper point (in red) 
corresponds to a double solution to Eq. (2) and indicates the critical 
situation for which higher values of FF would entail an incorrect 
behaviour. Thus, an expression of a maximum value of FF is obtained, 
 
1 1( ) , ( , )
H
D bias p L B A
H H
in pBDS pbiasg V V f fFF I V V V f I  − <   + ⋅ −           (11)       
When Vin decreases from HinV  to 
L
inV , the decision is taken around 
1
,Z Y
out p
f fV V≅ (the red point in Fig. 4d) and must guarantee that the 
peak current of the driver is under the current of the load. Thus, 
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V. SIMULATION RESULTS 
In order to check our approach we have performed a comparison 
between our theorical approach and HSPICE simulation. Expressions 
(3-12) have been employed to analyze how the DC operation of a 
ternary inverter is modified when some key parameters are changed. 
HFET and typical parameters for the RTDs from the LOCOM 
technology have been used. Figure 5 shows the set of feasible values 
of FF (those which allow a correct evaluation and multistability 
preserving operation) obtained by varying ∆1 (the difference 
between fZ and fY and fB and fA), and ∆2 = fB-fY, when fZ=0.6. The 
first pair of plots depict the feasible pairs (∆2,FF) for different 
values of ∆1 (0 and 0.15 in Fig. 5a and 0.08 in Fig. 5b). The green 
area corresponds to the region of feasible FF that has been derived 
theorically through (3-12). The black points represent the points 
obtained after performing HSPICE simulations. It can be observed 
the shrinking of the feasible region. For ∆1>0.15 there are no 
inverters with a proper behaviour. A very close correspondence 
between both theoretical and simulation results can be also 
observed. In Figures 5c and 5d the effect of a variation of the peak 
voltage is analyzed. Feasible pairs (∆2,FF) for Vp=0.15 (Fig. 5c) 
and Vp=0.25 (Fig. 5d), show that the area of the correct operation 
region is increased when Vp does. 
 
VI. CONCLUSIONS 
A proper DC operation of MML circuits is not an inherent property 
to the circuit topology. Starting from a MML ternary inverter, two basic 
problems to size the inverter have been pointed: the evaluation fault and 
the multistability lack. To analytically study the problem, piecewise linear 
descriptions for the RTD driving point characteristics have been used. A 
procedure to calculate the relationships between circuit parameters in 
order to obtain correct DC operating regions has been derived.  
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Figure 5. Set of feasible of values of FF vs ∆2= fB - fY for ∆1= fA – fB = fY - fZ 
= {0.01 and 0.15 (a), 0.08 (b) with fZ=0.6}, marking in green the area derived 
through (3-12) and with the black points, the region obtained after performing 
HSPICE simulations with piecewise linear RTDs. (c)-(d) Region of correct DC 
after changing the value of the peak voltage to (c) Vp=0.15, (d) Vp=0.25.  
